PATENT CONF. NO.: 4304

#### **REMARKS**

Claims 2-4, 6-7, 9-13, 19-20 and 22-23 are pending. Claims 2-4, 6,7, 9-12, and 22-23 are rejected. Claims 13, 19, and 20 are allowed. Claims 2-4, 6-7, 10-12, and 20 are amended. Claims 22-23 are canceled. Reconsideration and allowance of Claims 2-4, 6-7, 9-13, and 19-20, are respectfully requested.

#### **Objections to Claims**

Claims 10 and 20 are objected to by the Examiner. Claims 10 and 20 have been amended to correct informalities not related to patentability and .should now be in condition for allowance.

## Rejection of Claims under 35 USC §112

Claims 22-23 are rejected under 35 USC §112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the Applicant regards as the invention. Applicant has cancelled claims 22-23.

## Rejection of Claims under 35 USC §103

Claims 2-4 are rejected under 35 USC §103(a) as being obvious in view of Frisch (USP 5,144,159) and Payne (USP 6,744,291) or Guritz (USP 4,142,118) and Payne. Applicant respectively traverses these rejections.

Claim 4 as amended has, among other features, a second diode connected transistor coupled between the second input and a feedback transistor; and a reset signal generated at the output when the voltages at the first and second inputs are approximately the same, wherein the reset signal is coupled to a gate of the feedback transistor. Neither Frisch nor Payne nor Guritz disclose or suggest feedback from reset signal to the comparator. Thus claim 4 should now be allowable.

Claims 6-7 being dependent upon claim 4 should be allowable for at least the reason claim 4 is allowable.

Claims 9-12 are rejected under 35 USC §103(a) as being obvious in view of Guritz (USP 4,142,118) and Furuchi (6,161,813) or Frisch and Furuchi. Applicant respectively traverses these rejections.

PATENT CONF. NO.: 4304

Claim 12 as amended has, among other features a power supply directly connected to a first resistor, where the first resistor is in series with a first input node and a first diode connected transistor, and where the first diode connected transistor is coupled to a first transistor; a comparator connected to the first input node and second input node and producing a reset signal; and wherein the reset signal is coupled to the first transistor. Neither Frisch nor Frisch nor Guritz disclose or suggest feedback from reset signal to the comparator. Thus claim 12 should now be allowable.

Claims 9-11 being dependent upon claim 12 should be allowable for at least the reason claim 12 is allowable.

# **CONCLUSION**

In light of the above remarks, it is believed that Claims 2-4, 6-7, 9-13, and 19-20 are in condition for allowance and, therefore, a Notice of Allowance of Claims 2-4, 6-7, 9-13, 19-20, and 22-23 is respectfully requested. If the Examiner's next action is other than allowance as requested, the Examiner is requested to call the undersigned at (408) 879-6149.

Respectfully submitted,

im Kanzaki

Attorney for Applicant

Reg. No. 37,652

I hereby certify that this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to: Commissioner for Patents, P.O. BOX 1450, Alexandria, VA 22313-1450, on September 28, 2005.

Pat Slaback Name

Signatu